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ABSTRACT
This paper presents a description of the HELIX128 fron-
tend chip family installed in the HERA-B silicon vertex de-
tector and the microstrip gaseous chambers of the HERA-B
inner tracking detector. Also the ZEUS and HERMES ex-
periments use these chips. Results from performance eval-
uation, radiation tests and series wafer testing are reported.
Furthermore, experience gained in over 1.5 years of detec-
tor operation is given.
1 THE HELIX128-2.2 AND -3.0
CHIPS
HELIX128-2.2 and -3.0 are 128 channel pipelined read-
out chips [1] [2] [3] installed in the HERA-B Silicon Vertex
Detector and the microstrip gaseous chambers (MSGCs) of
the HERA-B Inner Tracking Detector. The ZEUS Exper-
iment uses the HELIX128-3.0 in its Microvertex Detector
and the HERMES experiment uses HELIX128-2.2 chips in
a vertex detector upgrade. Furthermore a version with only
direct binary readout (called CIPix) was derived for H1’s
Central Inner Proportional Chamber upgrade. The chips
are manufactured in AMS’ CYE (0.8µm bulk CMOS) pro-
cess and have the same architectural concept as the FElix
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Figure 1: Schematic of the HELIX128 and HELIX128-3.0
chips
chip [4] developed by the RD20 collaboration.
As depicted in fig. 1, each input channel features a low-
noise, low-power charge sensitive preamplifier (CSA) fron-
tend and a shaper. These folded cascode [5] designs are op-
timized for 96 ns fall time to comply with the HERA bunch-
crossing clock of 10.4 MHz. The output of each frontend
channel feeds its signal into a capacitor array (pipeline) and
into an AC-coupled differential amplifier type comparator
circuit with a common reference voltage for all 128 chan-
nels. The outputs of these comparators are ORed together in
groups of 4 channels, latched and brought off-chip via open
drain pads to derive a level-1 trigger signal.
The pipeline consists of 141 cells per channel, which al-
lows a maximum trigger latency of 128 samples and imple-
ments a derandomizing buffer for 8 triggered events. The
oldest triggered event is read out of the pipeline via a re-
setable CSA (pipeamp). The signals are then serialized and
brought off-chip by means of a 2-stage multiplexer and a
current driver. The output stages operate at up to 40 MHz
readout clock frequency.
To control the pipeline operation, the HELIX128 uses a
FIFO based circuit instead of the shift register implemen-
tations known from other readout chips [6]. It was syn-
thesized from a functional description (written in Verilog),
which besides scalability and portability is much smaller
(wrt. chip area) than a shift-register solution. Further-
more, when implemented with standard cells, the circuit
only grows / ln(n)m where n is the latency and m
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Figure 2: FIFO based algorithm of the HELIX128’s
pipeline control circuit
The algorithm of the pipeline control circuit is depicted
in fig. 2. It mainly consists of the derandomizer buffer
FIFO, and two Incrementers, which calculate the pipeline
addresses to be overwritten or triggered respectively. The
address to be overwritten is decoded to operate the pipelines
write switches, and the address to be triggered is only writ-
ten to a derandomizer buffer if a trigger signal is present and
a free slot in the FIFO is available. Each clock cycle, the
Incrementer compares two subsequent pipeline addresses
with the contents of the derandomizer buffer FIFO. If an ad-
dress is not marked for readout, it is stored into a lookAhead
FIFO, if there is enough space. Also the pipeline addresses
compared in the next clock cycle depend on the number of
free buffers in the lookAhead FIFO. The oldest entry in the
lookAhead FIFO is the output of the Incrementer.
It is obvious that in worst case this algorithm has to handle
m subsequent triggered pipeline addresses, where m = 8
is the depth of the HELIX’ derandomizer FIFO. To prevent
the lookAhead FIFOs from underrun they have to be at least
= m=2 + 1 = 5 buffers deep.
All amplifier stages feature forced bias currents to ensure
sufficient radiation tolerance. These currents, as well as
the voltages that adjust the feedback resistances of CSA,
shaper, and the comparator threshold, are generated with
on-chip digital-to-analog converters (8 bit resolution). The
DACs, together with digital circuits adjusting the trigger
latency or the pause between the readout of two triggered
events, are programmed via a serial interface using the trig-
ger line for data input.
The clock inputs for readout, sampling and the comparator
circuits as well as the trigger inputs use LVDS signals to
minimize crosstalk.
Pads for token and monitoring signals allow the daisy-
chained readout of two or more chips and the monitor-
ing of their synchronous operation. The HELIX128-3.0
chip also implements a fail safe token scheme, that over-
comes (non-adjacent) dead chips in a readout daisy-chain.
Figure 3 shows the layout of the chip. The die size is
14:4 6:2mm2.




A sample of chips was irradiated with a 137Cs source
up to 5.2 kGy. All chips were fully functional after accu-
mulation of their target dose, though the high dose rate of
180 Gy/h induced a temporary failure of the digital circuits
after 3 kGy from which the chips recoverd after about 210 h
under normal operation conditions (i.e. T55C).
Noise measurements show (fig. 4, 5) an increase from
438 e  + 38:6 e =pF (which is in good agreement with the
theoretical value of 287e  + 35e =pF [2]) for unirradi-
ated chips to 751 e  + 52:0 e =pF after 4 kGy. No sig-
nificant change of the pulse shape was found after irradi-
ation (fig. 6). Also the power consumption of the chips
was found to increase linearly with the accumulated dose
from 1.8mW/Ch before irradiation to 2.6mW/Ch at 2.7kGy
as shown in fig 7. The discharge of the pipeline storage ca-
pacitors due to leakage currents was found to be unaffected
by irradiation up to 4 kGy for observation times in the mil-
lisecond region.
The analogue performance fully complies with HERA-B re-
quirements: An undershoot-free pulse with 96 ns fall time
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Figure 4: The equivalent noise charge (ENC) of a non-





= 1:5V) correspond to a HERA-B-compliant
signal at 20 pF strip capacitance
can be achieved for input capacitances up to 30 pF, which
gives a 50% safety margin. With the recommended re-
ceiver circuit, the gain of the chip was measured to be
110 mV/MIP (1 MIP= 24000e ) without load, dropping
to 80 mV/MIP for 16 pF input load, both measured with fall
time adjusted to 100 ns.
The comparator circuits exhibit a measured sensitivity
of 267 e  [7]. By choosing the correct phase of the
comparator- and sampling clocks, the switching noise
of the comparators can be vastly suppressed on the
HELIX128-3.0, where coupling via the substrate has been
reduced wrt. HELIX128-2.2.
3 SERIES WAFER TESTING AND
YIELD
For series testing of HELIX128 chips a setup based on a
Suss PA200 semi automatic wafer prober and a digitizing
HERA-B Front end Driver (FED) module was used. By
employing parts of the HERA-B DAQ system it is possible
to characterize every pipeline cell wrt. offset and gain, to
store the results in a database and automatically generate
test reports. The probecard (with 100 needles) restricted
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Figure 5: Equivalent noise charge (ENC) of the
HELIX128-2.2 chip for indicated input loads as a function
of accumulated dose
in test times of30 min/wafer (w/o loading) — much faster
than 5 min/chip achieved with a HP 82000 chiptester. Up to
now 107 wafers with 60 HELIX128 chips each have been
tested. The yield was found to be 47% for perfect chips,
which is higher than expected from process parameters.
4 EXPERIENCE FROM LARGE
SCALE DETECTOR
OPERATION
HERA-B’s Silicon vertex detector consists of 8 superlay-
ers, each made up of 8 double sided silicon strip detector
modules. The 5070 mm2 detectors are segmented into
1280 strips on the n-side and 1024 on the p-side. The 7
superlayers close to the target are mounted in roman pots,
that are inserted into the 2.5 m long conical shaped vertex
vessel. The vessel itself is part of the HERA proton ring
and also houses the wire target. Targets and roman pots can
be retracted from the beam axis to avoid damages when fill-
ing the proton ring. Fig. 8 shows a roman pot, carrying one
quadrant of the first three superlayers. The shielding caps
covering the detectors are removed.
The first parts of this detector system went into operation
in May ’98. Since then an increasing number of modules
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Figure 6: Pulse shapes of HELIX128-2.2 at 16.3 pF in-





= 1:5V) and indicated doses. The injected charge was
24000 e  ( 1MIP in 300µm Si)
installed, which equates to about 700 (of 1152) installed
chips. As depicted in fig. 9 the newer detector modules
nearly reach the theoretical limits for the signal-to-noise
(S/N) ratio of 27 for n-sides and 19 for p-sides. The S/N
ratio for all installed chips is shown in fig. 10.
The Inner Tracker of the HERA-B experiment is a
large system of Microstrip Gaseous Chambers/Gas Elec-
tron Multipliers (MSGC-GEM), which is read out with the
HELIX128-2.2 and -3.0 chips. The system is organized into
ten superlayers, each superlayer consists of 8 to 24 cham-
bers. In total about 150,000 electronic channels have to be
read out.
An MSGC-GEM [8] [9] is a flat gas-tight chamber, mea-
suring 30301.5cm3 (whd) where the rear plate is
made of 400µm thick glass with photolithographic applied
anode and cathode strips at an anode pitch of 300µm. Two
G10 frames with integrated gas supply fix an intermediate
double sided copper plated foil with small holes at a pitch
of 140µm between the front and rear plate of the chamber.
Filled with a chamber gas the high voltage applied to an-
odes and cathodes as well as to both sides of the GEM foil
causes electron multiplication in the respective parts of the
chamber. A superimposed drift field causes the electrons
generated by ionizing particles to drift via the GEM foil to
the anodes on the rear plate. The Signal of such a detector,
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Figure 7: Power consumption of different parts of a
HELIX128-2.2 chip as a function of dose. The last irradia-
tion step to 4 kGy was performed 8 weeks after the previous
irradiation step (see text). The drop between 2.7 kGy and
4 kGy indicates the dependence of the power consumption
on the dose rate
which has a strip capacitance of 20 pF is 50,000 e  for a
minimum ionizing particle.
Each chamber is read out by 6 HELIX128 chips, directly
mounted in pairs on three multi-layer PCBs. The anode
strips are DC-coupled to the HELIX128 chips via flexible
Kapton bridges which are z-axis glued (i.e. the connection
is established by a special glue with anisotropic conductiv-
ity) on both ends and a ceramic thin film substrate, which is
also mounted on the PCB. This ceramic substrate not only
acts as a pitch adapter, it also integrates resistors which are
needed for high voltage spark protection.
Operation of first HELIX128 equipped chambers at HERA-
B started in spring1999.
The only failure of the complete system encountered up to
now was the malfunction of some digital optical receivers
(Hirschmann OEDH 50M2) mounted 2 m from the beam
axis. They turned out to act as silicon detectors for ionizing
particles themselves and were replaced by analogue ones
with adjustable discriminators to overcome this.
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Figure 10: Signal-to-Noise ratio for all chips of the HERA-
B vertex detector. The structure in the data arises from the
p-n-n-p sequence of the detector sides and their different
strip capacitances
